Abstract-In this paper, we take a fresh look at the physics and operation of Negative Capacitance (NC)-FETs, and provide unambiguous feedback to the device designers by examining NC-FETs' design space for sub-60 mV/dec Subthreshold Swing (SS). Straightforward design rule is derived, for the first time, based on the capacitor network in NC-FETs. Contrary to many ongoing efforts, it is found that: 1) state-of-the-art MOSFET platforms, such as SOI, FinFET, 2D-FET etc., are not suitable for constructing small-SS NC-FETs, unless internal metal gate is introduced; 2) quantum capacitance prevents NC-FETs from achieving hysteresis-free small-SS, and low densityof-states (DOS) material can alleviate this issue, to some extent; 3) NC non-linearity can be engineered to reach a tradeoff between sub-60 SS and hysteresis; 4) it is more encouraging and practical to use NC to recycle subthreshold voltage loss in short-channel MOSFETs, and overdrive voltage (essentially a type of loss).
INTRODUCTION
The concept of NC is employed to describe the polarization response of "double-well" material systems (typically ferroelectric materials) ( Fig. 1(a) ) in the metastable state, to external electric field, as shown in Fig. 1(b) [1] . NC gated FETs are believed to be able to achieve sub-60 SS, with minimal penalty in manufacturability, thanks to its simple structure, as shown in Fig. 1(c) . Although there have been extensive studies on this topic, many of them, including the original paper in which the idea of NC-FET was proposed [2] , have been focused on the interplay between voltage amplification (see the formula in Fig.  1(c) ) and hysteresis of metal-NC-oxidemetal capacitors, instead of NC-FETs, which have a distinct subthreshold region. Moreover, due to the lack of a straightforward design rule for NC-FETs, experimentalists in this arena have been indiscriminately trying to add NC on various materials/FET structures, ending up with unnecessary failure and/or uninterpretable results. This work is targeted at establishing an unambiguous design framework for NC-FET experimentalists, as well as exploring the design space of NC-FET for hysteresis-free sub-60 SS.
II. ANALYSIS AND DISCUSSION

A. Formulating Id-Vg Swing (S)
The switching of any FET is realized by electrostatic (or capacitive) modulation of the potential of the channel through which current is conducted. For the convenience of analysis, Fig. 2(a) depicts all relevant capacitors in a typical NC-FET. CQ, Ctrap, Cs/d,geo, and Cdep are the quantum, trap induced, source/drain geometrical, and depletion capacitances, respectively. These five capacitances can be categorized as gate voltage divider capacitance Cdiv, which should be minimized in modern MOSFET design for optimal gate efficiency. The source/drain-to-gate fringing capacitance Cfring,s/d-g is irrelevant to channel potential control, and hence to Id-Vg characteristics, as reflected in the small-signal capacitance model in Fig.  2(a) . All the other symbols have their nominal connotations. Based on this capacitor network, the swing (S) of Id-Vg curve is derived and expressed in the form of decoupled contributions of electrostatics and transport ( Fig. 2(b) ). STP represents the carrier transport mechanism limited S.
B. Visualizing NC Design Space in Subthreshold Regime
In the subthreshold regime, S is reduced to SS. The main difference is the missing mobile charge, and hence CQ. As indicated in the formula in Fig.  3(a) , SS is determined by the competition between the body factor (m) and NC voltage gain (Av). Only when |CNC| becomes smaller than the gate oxide capacitance COX, Av can dominate the competition, and deliver sub-60 SS, as depicted in Fig. 3(a) . In principle, continuously reducing |CNC| can keep reducing SS. However, once SS (or S) of a NC-FET is designed below zero, the hysteresis will appear in fabricated device, as illustrated in Fig. 3(b) . In fact, negative SS (or S) in theory and hysteresis in experiments stem from identical physics: polarization switching. Therefore, hysteresis-free subthreshold Id-Vg sets a lower bound on |CNC|, which still leaves a wide NC design space, as long as subthreshold divider capacitance Cdiv,<Vth (the slope of the SS/60 line) is not designed to be too large.
C. NC Does Not Help "Good" FETs
Modern MOSFETs have evolved into the ultrathin-body (UTB) era, in the form of SOI, FinFET, NWFET, CNT-FET, and 2D-FET etc., accompanied with the requirement of high-quality material/interface and low channel doping, all of which are the constituents of a "good" FET for optimal gate efficiency a nd current drive ( Fig. 4(a) ). Active experimentalists have often flirted with NC on these "good" FETs, expecting to produce a device with combined inheritance [3] [4] . However, the merits of these modern FETs make Cdiv,<Vth (=Ctrap+Cdep+Cs,geo+Cd,geo), and hence CMOS,<Vth negligibly small ( Fig.  4(a) ), which is quantitatively verified in the simulated CMOS of a Si SOI MOSFET (Fig. 4(b) ). As a result, it is hard to achieve sub-60 SS, unless unfeasibly thick NC layer is used, as illustrated in Fig. 4(c) . From NC operation point of view, subthreshold charge density QMOS,<Vth (=CMOS,<Vth· Vg) in these "good" FETs induces (through electric displacement field D (=CMOS,<Vth· Vg), which is continuous across oxide/NC interface) negligible polarization in NC, and thus miniscule voltage amplification Av. Therefore, contrary to MOSFET design, a voltage divider (i.e., finite Cdiv,<Vth) should be intentionally introduced into NC-FETs to exploit Av benefits. (b) Hysteresis should be eliminated not only in subthreshold regime as the design in Fig. 3(b) , but also in above-threshold regime. The rapidly increasing CQ with gate bias turns the S/STP curve clockwise, narrowing the NC design space. Eventually, the ultra-large CQ in the above-threshold regime can diminish the NC design space, and constrain the obtainable minimum SS (SSmin) close to 60 mV/dec. Note Cdiv=Cdiv,<Vth+CQ., which is essentially the slope of S/STP curve.
D. Quantum Capacitance "Kills" Sub-60 SS
In FETs, quantum capacitance CQ describes the response of the mobile charges to channel potential modulation. In contrast to Cdiv,<Vth (and hence CMOS,<Vth), as well as COX, Cdiv (and CMOS) in near-and above-threshold regime are greatly contributed by mobile charge carriers, i.e., CQ. Even in the ultrathin channel of a UTB SOI MOSFETs, CQ is still much larger than COX (Fig. 5(a) ). It increases the slope of S/STP line, i.e., rotates the S/STP line clockwise, w.r.t. the SS/60 line, as illustrated in Fig. 5(b) , and significantly raises the lower bound of |CNC| (below which hysteresis appears), eventually diminishing the NC design space (in between COXCQ/(COX+CQ) and COX). The minimum achievable SS (SSmin) is raised to 60· CQ/(CQ+Cdiv,<Vth), which approaches 60, in normal MOSFETs.
E. Designing NC-FET in the Quantum Capacitance Limit
Based on above analysis, lowering CQ, desirably into the quantum capacitance limit (CQ<COX), seems an effective direction, in enlarging NC design space and reaching small SSmin. To achieve low CQ, low-DOS material systems could help. SSmin and NC design space are evaluated for Si, Ga0.47In0.53As, and 2D MoS2, in Fig. 6(a) and (b) , respectively, versus Cdiv,<Vth and COX, which are normalized to equivalent oxide thickness (EOT) for the convenience of comparison. For bulk materials, Cdiv,<Vth can be realized in the form of Cdep, by engineering the channel doping level and profile. For 2D materials which lack effective and controllable doping techniques, a bottom gate can be introduced to serve as Cdiv,<Vth (=CBOX). As shown in Fig. 6(a)(b) , the low-DOS Ga0.47In0.53As does provide much smaller SSmin, and larger NC (HfZrOx is used in the calculation) design space (difference in NC thickness at SSmin and SS of 60), w.r.t. Si and MoS2. Further reduction of the DOS of GaInAs system by increasing In content is feasible, but will result in lowered bandgap that degrades ON-OFF current ratio. The emerging 2D MoS2, although promising for low-power MOSFETs due to its thinness [5] , has relatively large electron/hole effective masses, which makes it a large-DOS system for FETs. In contrast, Germanane (a single-layer 2D semiconductor) possesses small effective mass and decent bandgap [6] , thus can benefit NC-FET design. Fig. 6(c) shows simulated Id-Vg curves of Si, Ga0.47In0.53As, and Germanane NC-FETs. With exactly the same structure/size (inset), hysteresis appears in the Si NC-FET but absent in the Ga0.47In0.53As device, because of the low-DOS benefit. Optimized Germanane NC-FET can achieve hysteresis-free 39 mV/dec SS.
F. The Role of NC Non-Linearity
Constant NC dielectric constant |ɛNC| or |CNC|, i.e., linear P-E relation, is valid only within limited range ( Fig.  1(b) ), it increases with QMOS or gate bias, as indicated by the derived formula in Fig. 7(a) . This non-linearity introduces a damping term to the slopes of both SS/60 and S/STP lines versus NC layer thickness TNC (Fig. 7(a) ), which can be depicted as a counterclockwise rotation of both S/STP and SS/60 lines, leading to enlarged NC design space, but increased SS, as illustrated in Fig. 7(b). Fig. 7(c) and (d) show simulated Id-Vg and S-Id characteristics of a Si SOI NC-FET (inset), respectively, with different non-linearity term β. With increased β, the hysteresis is effectively eliminated, at the expense of increased SS, which is consistent with the uncovered role of NC nonlinearity in Fig. 7(b) . A balance between sub-60 SS and NC stability can be achieved in principle by engineering this non-linearity. 
G. IMG: Borrow Parasitic Charge for Polarization in NC
An internal metal gate (IMG) inserted between the NC layer and oxide have been found able to achieve small SS in short-channel FinFETs, without introducing hysteresis [7] . This section clarifies the underlying physics using the same framework developed above. Fig.  8(a) shows the capacitor network in a NC-FET with IMG. It can be found that two additional fringing (overlapping included) capacitors, Cfrin,s/d-IMG, appear between source/drain and the floating IMG. S formula is revisited for this structure, as shown in Fig. 8(b) . For those "good" FETs, such as FinFETs, Cdiv,<Vth is negligible, and S and SS formula can be reduced to very simple forms (Fig. 8(b) ), and are plotted in Fig.  8(c) . Interestingly, the NC design space and SSmin become irrelevant w.r.t. CQ, and only dependent on COX and Cfrin,s/d-IMG. This is because Cfrin,s/d-IMG provide parasitic charge in both subthreshold and above-threshold regime to induce polarization in NC, which unlocks the dependence of polarization on mobile charge (or CQ) in "good" FETs. As indicated by the SSmin formula inside Fig.  8(c) , SSmin can be effectively reduced by increasing the ratio of Cfrin,s/d-IMG to COX, which perfectly explains the previous report [7] that short-channel NC FinFETs with IMG can achieve small SS. For long-channel NC-FETs, large overlap between source/drain and IMG, w.r.t. channel length, can be designed to reduce SS, which is confirmed by simulation of a Si SOI NC-FET, as shown in Fig. 8(d) . However, it is worth noting that introducing IMG into NC-FET gate stack may induce floating gate memory effect.
H. A More Practical Role of NC for FETs -Voltage Loss Recycler
Although sub-60 mV/dec SS, as discussed above, can be achieved in NCFETs in principle, non-trivial engineering efforts are needed. In fact, there is a more practical and encouraging role of NC for FETs. Fig. 9(a) provides a SS formula for short-channel MOSFETs and NC-FETs, and a S formula in the above-threshold regimes for MOSFETs and NC-FETs of any channel length. In the short-channel MOSFETs, short-channel effects (SCE) causes a portion of subthreshold gate voltage loss on the gate oxide, which is reflected by the non-unity gate efficiency, 1+CSCE/COX>1. In above-threshold regime, large CQ, or charge screening effect, forces Vg-Vth, which is usually called overdrive voltage, to drop on the gate oxide, instead of in the channel, leading to the poor gate efficiency, 1+ CQ/COX>>1. In this sense, overdrive voltage is a type of voltage loss. Interestingly, by adding a NC layer on MOSFETs, and simply matching |CNC| to the constant COX, both 1+CSCE/COX and 1+CQ/COX are absorbed, no matter how large CSCE or CQ is, as illustrated in the schematic in Fig. 9(a) . In other words, S can be restored to 60 in subthreshold, and to transport mechanism limited STP in the above-threshold regimes. The significance of the latter is that it provides an alternative solution to reduce the supply voltage and hence switching energy, i.e., by saving overdrive voltage, which also occupies a big portion of the entire supply voltage, instead of struggling to save subthreshold voltage. This idea is supported by the simulation results in Fig. 9(b) and (c) . Note that small NC nonlinearity is desired to reduce S in above-threshold regime. Finally, it is instructive to note that polarization rate in NC [8] should be improved to GHz range, for high-performance and low-power logic application.
III.
SUMMARY A summary of this work, as well as relevant suggestions to NC-FET experimentalists, are provided as follows: 1) NC does not help state-of-the-art MOSFET platforms (such as SOI, FinFET, NWFET, CNT-FET, 2D-FET…) achieve sub-60 mV/dec SS, unless internal metal gate (IMG) and overlap capacitance (between source/drain and IMG) are introduced. However, IMG may result in floating gate memory effect and lowered thermal budget issue.
2) Appropriate voltage divider capacitor (generally minimized in conventional MOSFET design) should be intentionally introduced to exploit NC benefit in the subthreshold regime.
3) Smaller-density-of-states (DOS) materials provide larger NC design space as well as smaller SSmin. Maximum benefit can be derived from NC FETs working in the quantum capacitance limit.
4) The non-linearity of NC helps reduce hysteresis, but leads to increased SS. A balance between small SS and hysteresis-free I-V can be reached in principle by engineering this non-linearity. 
